ICS Design provides synthesizable IP cores with particular emphasis in Digital Signal Processing area and custom Matlab toolboxes to verify the mathematical model and the HDL implementation against the theoretical model.
One unique feature is the Verilog RTL code generator, as well as the Modelsim testbench generator, which allow you to verify the design at once.
ICS Design offers design services for software applications:
Intranet, Extranet, Internet
Desktop applications
Databases
Security
Operating systems
Networks
